## LM2524D/LM3524D

## Regulating Pulse Width Modulator

## General Description

The LM3524D family is an improved version of the industry standard LM3524. It has improved specifications and additional features yet is pin for pin compatible with existing 3524 families. New features reduce the need for additional external circuitry often required in the original version.
The LM3524D has a $\pm 1 \%$ precision 5 V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing $\mathrm{V}_{\text {CEsat }}$ and increasing $\mathrm{V}_{\mathrm{CE}}$ breakdown to 60 V . The common mode voltage range of the error-amp has been raised to 5.5 V to eliminate the need for a resistive divider from the 5 V reference.
In the LM3524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies ( 300 kHz ) the max. duty cycle per output has been improved to $44 \%$ compared to $35 \%$ max. duty cycle in other 3524s.
In addition, the LM3524D can now be synchronized externally, through pin 3. Also a latch has been added to insure one
pulse per period even in noisy environments. The LM3524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

## Features

- Fully interchangeable with standard LM3524 family
- $\pm 1 \%$ precision 5 V reference with thermal shut-down
- Output current to 200 mA DC
- 60 V output capability
- Wide common mode input range for error-amp
- One pulse per period (noise suppression)
- Improved max. duty cycle at high frequencies
- Double pulse suppression
- Synchronize through pin 3


## Connection Diagram



## Block Diagram



Absolute Maximum Ratings (Note 5)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage | 40 V |
| :--- | ---: |
| Collector Supply Voltage |  |
| (LM2524D) | 55 V |
| (LM3524D) | 40 V |
| Output Current DC (each) | 200 mA |
| Oscillator Charging Current (Pin 7) | 5 mA |

Internal Power Dissipation
Operating Junction Temperature
Range (Note 2)

| LM2524D | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| LM3524D | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 4 sec.) |  |
| M, N Pkg. | $260^{\circ} \mathrm{C}$ |

## Electrical Characteristics

(Note 1)

|  | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Typ | Tested Limit (Note 3) | Design <br> Limit (Note 4) | Typ | Tested Limit (Note 3) | Design Limit (Note 4) |  |

## REFERENCE SECTION

| $\mathrm{V}_{\text {REF }}$ | Output Voltage |  | 5 | 4.85 | 4.80 | 5 | $\begin{array}{\|l\|} \hline 4.75 \\ \hline 5.25 \end{array}$ |  | $\frac{\mathrm{V}_{\text {Min }}}{\mathrm{V}_{\text {Max }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 5.15 | 5.20 |  |  |  |  |
| $\mathrm{V}_{\text {RLine }}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=8 \mathrm{~V}$ to 40 V | 10 | 15 | 30 | 10 | 25 | 50 | $\mathrm{mV}_{\text {Max }}$ |
| $\mathrm{V}_{\text {RLoad }}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ to 20 mA | 10 | 15 | 25 | 10 | 25 | 50 | $\mathrm{mV}_{\text {Max }}$ |
| $\frac{\Delta V_{I N}}{\Delta V_{R E F}}$ | Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}$ | 66 |  |  | 66 |  |  | dB |
| $\mathrm{I}_{\mathrm{OS}}$ | Short Circuit Current | $\mathrm{V}_{\text {REF }}=0$ | 50 | $\begin{array}{r} \hline 25 \\ 180 \\ \hline \end{array}$ |  | 50 | $\begin{array}{r} \hline 25 \\ 200 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { mA Min } \\ & \text { mA Max } \end{aligned}$ |
| $\mathrm{N}_{\mathrm{O}}$ | Output Noise | $10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}$ | 40 |  | 100 | 40 |  | 100 | $\mu \mathrm{V}_{\text {rms Max }}$ |
|  | Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 20 |  |  | 20 |  |  | $\mathrm{mV} / \mathrm{kHr}$ |

## OSCILLATOR SECTION

| $\mathrm{f}_{\text {OSC }}$ | Max. Freq. | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.001 \mu \mathrm{~F} \\ & (\text { Note } 7) \end{aligned}$ | 550 |  | 500 | 350 |  | $\mathrm{kHz}_{\text {Min }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC }}$ | Initial Accuracy | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F} \\ & (\text { Note 7) } \end{aligned}$ | 20 | $\begin{aligned} & 17.5 \\ & 22.5 \end{aligned}$ |  | 20 | $\begin{aligned} & \hline 17.5 \\ & 22.5 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz}_{\text {Min }} \\ & \mathrm{kHz}_{\text {Max }} \end{aligned}$ |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=2.7 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F} \\ & (\text { Note } 7) \end{aligned}$ | 38 | $34$ $42$ |  | 38 | $30$ $46$ | $\begin{aligned} & \mathrm{kHz}_{\text {Min }} \\ & \mathrm{kHz}_{\text {Max }} \end{aligned}$ |
| $\Delta \mathrm{f}_{\text {OSC }}$ | Freq. Change with $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}=8$ to 40 V | 0.5 | 1 |  | 0.5 | 1.0 | $\%_{\text {Max }}$ |
| $\Delta \mathrm{f}_{\text {OSC }}$ | Freq. Change with Temp. | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { at } 20 \mathrm{kHz} \mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \\ & \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F} \end{aligned}$ | 5 |  |  | 5 |  | \% |
| $\mathrm{V}_{\text {OSC }}$ | Output Amplitude (Pin 3) (Note 8) | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 3 | 2.4 |  | 3 | 2.4 | $\mathrm{V}_{\text {Min }}$ |
| $\mathrm{t}_{\text {PW }}$ | Output Pulse <br> Width (Pin 3) | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 0.5 | 1.5 |  | 0.5 | 1.5 | $\mu \mathrm{S}_{\text {Max }}$ |
|  | Sawtooth Peak Voltage | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 3.4 | 3.6 | 3.8 |  | 3.8 | $\mathrm{V}_{\text {Max }}$ |


| Symbol | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Tested Limit (Note 3) | Design Limit (Note 4) | Typ | Tested Limit (Note 3) | Design Limit (Note 4) |  |
|  | Sawtooth Valley Voltage | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 1.1 | 0.8 | 0.6 |  | 0.6 |  | $\mathrm{V}_{\text {Min }}$ |

ERROR-AMP SECTION

| $\mathrm{V}_{10}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 2 | 8 | 10 | 2 | 10 |  | $\mathrm{mV}_{\text {Max }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 1 | 8 | 10 | 1 | 10 |  | $\mu \mathrm{A}_{\text {Max }}$ |
| $\mathrm{I}_{10}$ | Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 0.5 | 1.0 | 1 | 0.5 | 1 |  | $\mu \mathrm{A}_{\text {Max }}$ |
| $\mathrm{I}_{\text {cosı }}$ | Compensation Current (Sink) | $\mathrm{V}_{\mathrm{IN}(\mathrm{I})}-\mathrm{V}_{\mathrm{IN}(\mathrm{NI})}=150 \mathrm{mV}$ | 95 | $\begin{gathered} \hline 65 \\ 125 \end{gathered}$ |  | 95 | $\begin{gathered} \hline 65 \\ 125 \end{gathered}$ |  | $\begin{gathered} \mu \mathrm{A}_{\text {Min }} \\ \mu \mathrm{A}_{\text {Max }} \end{gathered}$ |
| $\mathrm{I}_{\text {coso }}$ | Compensation Current (Source) | $\mathrm{V}_{\mathrm{IN}(\mathrm{NI})}-\mathrm{V}_{\mathrm{IN}(\mathrm{I})}=150 \mathrm{mV}$ | -95 | $\begin{gathered} -125 \\ -65 \end{gathered}$ |  | -95 | $\begin{gathered} -125 \\ -65 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A}_{\text {Min }} \\ & \mu \mathrm{A}_{\text {Max }} \end{aligned}$ |
| $\mathrm{A}_{\mathrm{VOL}}$ | Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 80 | 74 | 60 | 80 | 70 | 60 | $\mathrm{dB}_{\text {Min }}$ |
| VCMR | Common Mode Input Voltage Range |  |  | $\begin{aligned} & 1.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 5.4 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\text {Min }} \\ & \mathrm{V}_{\text {Max }} \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio |  | 90 | 80 |  | 90 | 80 |  | $\mathrm{dB}_{\text {Min }}$ |
| $\mathrm{G}_{\mathrm{BW}}$ | Unity Gain Bandwidth | $\mathrm{A}_{\mathrm{VOL}}=0 \mathrm{~dB}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 3 |  |  | 2 |  |  | MHz |
| $\mathrm{V}_{0}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | $\begin{aligned} & \hline 0.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.5 \\ & 5.5 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline \mathrm{V}_{\text {Min }} \\ \mathrm{V}_{\mathrm{Max}} \\ \hline \end{gathered}$ |
| PSRR | Power Supply <br> Rejection Ratio | $\mathrm{V}_{\mathrm{IN}}=8$ to 40 V | 80 |  | 70 | 80 | 65 |  | $\mathrm{db}_{\text {Min }}$ |

## COMPARATOR SECTION

| $\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OSC}}}$ | Minimum Duty Cycle | $\begin{aligned} & \operatorname{Pin} 9=0.8 \mathrm{~V}, \\ & {\left[\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}\right]} \end{aligned}$ | 0 | 0 | 0 | 0 | $\%_{\text {Max }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OSC}}}$ | Maximum Duty Cycle | $\begin{aligned} & \text { Pin } 9=3.9 \mathrm{~V}, \\ & {\left[\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}\right]} \end{aligned}$ | 49 | 45 | 49 | 45 | $\%_{\text {Min }}$ |
| $\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OSC}}}$ | Maximum Duty Cycle | $\begin{aligned} & \text { Pin } 9=3.9 \mathrm{~V}, \\ & {\left[R_{T}=1 k, C_{T}=0.001 \mu \mathrm{~F}\right]} \end{aligned}$ | 44 | 35 | 44 | 35 | $\%_{\text {Min }}$ |
| $\mathrm{V}_{\text {COMPZ }}$ | Input Threshold (Pin 9) | Zero Duty Cycle | 1 |  | 1 |  | V |
| $\mathrm{V}_{\text {COMPM }}$ | Input Threshold (Pin 9) | Maximum Duty Cycle | 3.5 |  | 3.5 |  | V |
| $\mathrm{I}_{\mathrm{BB}}$ | Input Bias Current |  | -1 |  | -1 |  | $\mu \mathrm{A}$ |

## CURRENT LIMIT SECTION

|  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SEN }}$ | Sense Voltage | $\mathrm{V}_{\text {(Pin 2) }}-\mathrm{V}_{(\text {Pin } 1)} \geq$ <br> 150 mV | 200 | 180 |  |  | 180 |  | $\mathrm{mV}_{\text {Min }}$ |
| TC- $\mathrm{V}_{\text {sense }}$ | Sense Voltage T.C. |  | 0.2 |  |  |  |  |  |  |


| Symbol | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Tested Limit (Note 3) | Design Limit (Note 4) | Typ | Tested Limit (Note 3) | Design Limit (Note 4) |  |
|  | Common Mode Voltage Range | $\mathrm{V}_{5}-\mathrm{V}_{4}=300 \mathrm{mV}$ | $\begin{gathered} -0.7 \\ 1 \end{gathered}$ |  |  | $\begin{gathered} -0.7 \\ 1 \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\text {Min }} \\ \mathrm{V}_{\mathrm{Max}} \end{gathered}$ |

## SHUT DOWN SECTION

| $\mathrm{V}_{\text {SD }}$ | High Input <br> Voltage | $\begin{aligned} & \mathrm{V}_{(\text {Pin 2) }}-\mathrm{V}_{(\text {Pin 1) }} \geq \\ & 150 \mathrm{mV} \end{aligned}$ | 1 | $\begin{aligned} & \hline 0.5 \\ & 1.5 \end{aligned}$ | 1 | $\begin{aligned} & 0.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\text {Min }} \\ \mathrm{V}_{\text {Max }} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SD }}$ | High Input Current | ${ }^{(\text {(pin 10) }}$ | 1 |  | 1 |  | mA |

OUTPUT SECTION (EACH OUTPUT)

| $\mathrm{V}_{\text {CES }}$ | Collector Emitter Voltage Breakdown | $\mathrm{I}_{\mathrm{C}} \leq 100 \mu \mathrm{~A}$ |  | 55 |  | 40 | $\mathrm{V}_{\text {Min }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CES }}$ | Collector Leakage Current | $\mathrm{V}_{\text {CE }}=60 \mathrm{~V}$ |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CE }}=55 \mathrm{~V}$ | 0.1 | 50 |  |  | $\mu \mathrm{A}_{\text {Max }}$ |
|  |  | $\mathrm{V}_{\text {CE }}=40 \mathrm{~V}$ |  |  | 0.1 | 50 |  |
| $\mathrm{V}_{\text {CESAT }}$ | Saturation Voltage | $\mathrm{I}_{\mathrm{E}}=20 \mathrm{~mA}$ | 0.2 | 0.5 | 0.2 | 0.7 | $\mathrm{V}_{\text {Max }}$ |
|  |  | $\mathrm{I}_{\mathrm{E}}=200 \mathrm{~mA}$ | 1.5 | 2.2 | 1.5 | 2.5 |  |
| $\mathrm{V}_{\mathrm{EO}}$ | Emitter Output Voltage | $\mathrm{I}_{\mathrm{E}}=50 \mathrm{~mA}$ | 18 | 17 | 18 | 17 | $\mathrm{V}_{\text {Min }}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{E}}=-250 \mu \mathrm{~A} \\ & \mathrm{R}_{\mathrm{C}}=2 \mathrm{k} \\ & \hline \end{aligned}$ | 200 |  | 200 |  | ns |
| $\mathrm{t}_{\text {F }}$ | Fall Time | $\mathrm{R}_{\mathrm{C}}=2 \mathrm{k}$ | 100 |  | 100 |  | ns |

SUPPLY CHARACTERISTICS SECTION

| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage | After Turn-on |  | 8 <br> Range |  |  |  | 8 <br> 40 |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T | Thermal Shutdown | (Note 2) | 160 |  |  | 160 |  |  | $\mathrm{~V}_{\text {Min }}$ |
|  | Temp. |  |  |  | $V_{\text {Max }}$ |  |  |  |  |

Note 1: Unless otherwise stated, these specifications apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Boldface numbers apply over the rated temperature range: $L M 2524 \mathrm{D}$ is $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ and LM 3524 D is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ and $\mathrm{f}_{\mathrm{OSC}}=20 \mathrm{kHz}$.
Note 2: For operation at elevated temperatures, devices in the $N$ package must be derated based on a thermal resistance of $86^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient. Devices in the M package must be derated at $125^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.
Note 3: Tested limits are guaranteed and $100 \%$ tested in production.
Note 4: Design limits are guaranteed (but not $100 \%$ production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality level.
Note 5: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.
Note 6: Pins 1, 4, 7, 8, 11, and 14 are grounded; Pin $2=2$ V. All other inputs and outputs open.
Note 7: The value of a $C_{t}$ capacitor can vary with frequency. Careful selection of this capacitor must be made for high frequency operation. Polystyrene was used in this test. NPO ceramic or polypropylene can also be used.
Note 8: OSC amplitude is measured open circuit. Available current is limited to 1 mA so care must be exercised to limit capacitive loading of fast pulses.

## Typical Performance Characteristics



Maximum \& Minimum Duty Cycle Threshold Voltage


865030



865029


865031

Reference Transistor
Peak Output Current




## Current Limit Sense Voltage



## Test Circuit



## Functional Description

## INTERNAL VOLTAGE REGULATOR

The LM3524D has an on-chip 5V, 50 mA , short circuit protected voltage regulator. This voltage regulator provides a supply for all internal circuitry of the device and can be used as an external reference.
For input voltages of less than 8 V the 5 V output should be shorted to pin $15, \mathrm{~V}_{\text {IN }}$, which disables the 5 V regulator. With these pins shorted the input voltage must be limited to a maximum of 6 V . If input voltages of $6 \mathrm{~V}-8 \mathrm{~V}$ are to be used, a preregulator, as shown in Figure 1, must be added.


865010
*Minimum $\mathrm{C}_{\mathrm{O}}$ of $10 \mu \mathrm{~F}$ required for stability.
FIGURE 1.

## OSCILLATOR

The LM3524D provides a stable on-board oscillator. Its frequency is set by an external resistor, $R_{T}$ and capacitor, $\mathrm{C}_{\mathrm{T}}$. $A$ graph of $R_{T}, C_{T}$ vs oscillator frequency is shown is Figure 2. The oscillator's output provides the signals for triggering an internal flip-flop, which directs the PWM information to the outputs, and a blanking pulse to turn off both outputs during transitions to ensure that cross conduction does not occur. The width of the blanking pulse, or dead time, is controlled by the value of $\mathrm{C}_{\mathrm{T}}$, as shown in Figure 3. The recommended values of $R_{T}$ are $1.8 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$, and for $\mathrm{C}_{\mathrm{T}}, 0.001 \mu \mathrm{~F}$ to 0.1 $\mu \mathrm{F}$.
If two or more LM3524D's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's (together) to a single $\mathrm{C}_{\mathrm{T}}$, and leave all pin 6's open except one which is connected to a single $R_{T}$. This method works well unless the LM3524D's are more than 6 apart.
A second synchronization method is appropriate for any circuit layout. One LM3524D, designated as master, must have its $R_{T} C_{T}$ set for the correct period. The other slave LM3524D
(s) should each have an $R_{T} C_{T}$ set for a $10 \%$ longer period. All pin 3's must then be interconnected to allow the master to properly reset the slave units.
The oscillator may be synchronized to an external clock source by setting the internal free-running oscillator frequency $10 \%$ slower than the external clock and driving pin 3 with a pulse train (approx. 3V) from the clock. Pulse width should be greater than 50 ns to insure full synchronization.


865005
FIGURE 2.


865006
FIGURE 3.

## ERROR AMPLIFIER

The error amplifier is a differential input, transconductance amplifier. Its gain, nominally 86 dB , is set by either feedback or output loading. This output loading can be done with either purely resistive or a combination of resistive and reactive components. A graph of the amplifier's gain vs output load resistance is shown in Figure 4.


865007
FIGURE 4

The output of the amplifier，or input to the pulse width modu－ lator，can be overridden easily as its output impedance is very high（ $\left.Z_{O} 5 \mathrm{M} \Omega\right)$ ．For this reason a DC voltage can be applied to pin 9 which will override the error amplifier and force a par－ ticular duty cycle to the outputs．An example of this could be a non－regulating motor speed control where a variable volt－ age was applied to pin 9 to control motor speed．A graph of the output duty cycle vs the voltage on pin 9 is shown in Figure 5.

The duty cycle is calculated as the percentage ratio of each output＇s ON－time to the oscillator period．Paralleling the out－ puts doubles the observed duty cycle．


FIGURE 5.
The amplifier＇s inputs have a common－mode input range of $1.5 \mathrm{~V}-5.5 \mathrm{~V}$ ．The on board regulator is useful for biasing the inputs to within this range．

## CURRENT LIMITING

The function of the current limit amplifier is to override the error amplifier＇s output and take control of the pulse width． The output duty cycle drops to about $25 \%$ when a current limit sense voltage of 200 mV is applied between the $+C_{L}$ and $-\mathrm{C}_{\mathrm{L}}$ sense terminals．Increasing the sense voltage approxi－ mately $5 \%$ results in a $0 \%$ output duty cycle．Care should be taken to ensure the -0.7 V to +1.0 V input common－mode range is not exceeded．
In most applications，the current limit sense voltage is pro－ duced by a current through a sense resistor．The accuracy of this measurement is limited by the accuracy of the sense re－ sistor，and by a small offset current，typically $100 \mu \mathrm{~A}$ ，flowing from + CL to -CL ．

## OUTPUT STAGES

The outputs of the LM3524D are NPN transistors，capable of a maximum current of 200 mA ．These transistors are driven $180^{\circ}$ out of phase and have non－committed open collectors and emitters as shown in Figure 6.


FIGURE 6.

## Typical Applications



Design Equations
$R_{F}=5 k\left(\frac{V_{0}}{2.5}-1\right)$
$f_{\mathrm{OSC}} \simeq \frac{1}{\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}}$
$L 1=\frac{2.5 V_{\mathbb{N}^{2}}\left(V_{0}-V_{I N}\right)}{f_{0 S C} l_{0} V_{0}^{2}}$
$C_{0}=\frac{I_{0}\left(V_{0}-V_{I N}\right)}{f_{\mathrm{OSC}} \Delta V_{0} V_{0}}$
$l_{o(M A X)}=I_{I N} \frac{V_{I N}}{V_{0}}$

FIGURE 7. Positive Regulator, Step-Up Basic Configuration ( $\left.\mathrm{l}_{\mathrm{IN}(\mathrm{MAX})}=80 \mathrm{~mA}\right)$


FIGURE 8. Positive Regulator, Step-Up Boosted Current Configuration


## Design Equations

$$
\mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega\left(\frac{\mathrm{~V}_{\mathrm{o}}}{2.5}-1\right)
$$

$$
\mathrm{R}_{\mathrm{CL}}=\frac{\begin{array}{c}
\text { Current Limit } \\
\text { Sense Volt }
\end{array}}{\mathrm{I}_{\mathrm{O}(\mathrm{MAX})}}
$$

$$
f_{\mathrm{OSC}} \cong \frac{1}{R_{T} C_{T}}
$$

$$
\mathrm{L} 1=\frac{2.5 \mathrm{~V}_{0}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{0}\right)}{\mathrm{I}_{\mathrm{O}} \mathrm{~V}_{\mathrm{IN}} \mathrm{f} \mathrm{OSC}}
$$

$$
C_{0}=\frac{\left(V_{I N}-V_{0}\right) V_{0} T^{2}}{8 \Delta V_{0} V_{I N} L 1}
$$

$$
I_{O(M A X)}=I_{I N} \frac{V_{I N}}{V_{O}}
$$

FIGURE 9. Positive Regulator, Step-Down Basic Configuration $\left(\mathrm{I}_{\mathrm{IN}(\mathrm{MAX})}=\mathbf{8 0} \mathbf{m A}\right)$


FIGURE 10. Positive Regulator, Step-Down Boosted Current Configuration


Design Equations

$$
\begin{aligned}
& R_{F}=5 k\left(1-\frac{V_{0}}{2.5}\right) \\
& f_{O S C} \cong \frac{1}{R_{T} C_{T}} \\
& L_{1}=\frac{2.5 V_{I N} V_{0}}{f_{\text {OSC }}\left(V_{O}+V_{I N}\right) I_{O}} \\
& C_{o}=\frac{I_{0} V_{0}}{\Delta V_{0} \operatorname{fosc}\left(V_{0}+V_{I N}\right)}
\end{aligned}
$$

FIGURE 11. Boosted Current Polarity Inverter

## BASIC SWITCHING REGULATOR THEORY AND APPLICATIONS

The basic circuit of a step-down switching regulator circuit is shown in Figure 12, along with a practical circuit design using the LM3524D in Figure 15.


The circuit works as follows: Q1 is used as a switch, which has ON and OFF times controlled by the pulse width modulator. When Q1 is ON , power is drawn from $\mathrm{V}_{\text {IN }}$ and supplied to the load through $L 1 ; V_{A}$ is at approximately $V_{I N}$, $D 1$ is reverse biased, and $\mathrm{C}_{0}$ is charging. When Q1 turns OFF the inductor L 1 will force $\mathrm{V}_{\mathrm{A}}$ negative to keep the current flowing in it, D1 will start conducting and the load current will flow through D1 and L1. The voltage at $\mathrm{V}_{\mathrm{A}}$ is smoothed by the L1, $\mathrm{C}_{0}$ filter giving a clean DC output. The current flowing through L 1 is equal to the nominal DC load current plus some $\Delta \mathrm{I}_{\mathrm{L}}$ which is due to the changing voltage across it. $A$ good rule of thumb is to set $\Delta I_{L P-P} 40 \% \times I_{0}$.

FIGURE 12. Basic Step-Down Switching Regulator


FIGURE 13. Relation of Switch Timing to Inductor Current in Step-Down Regulator

From the relation $V_{L}=L \frac{d_{i}}{d_{t}}, \Delta I_{L} \cong \frac{V_{L} T}{L 1}$

$$
\Delta I_{\mathrm{L}}^{+}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{t}_{\mathrm{ON}}}{\mathrm{~L} 1} ; \Delta \mathrm{I}_{\mathrm{L}}^{-}=\frac{\mathrm{V}_{0} \mathrm{t}_{\mathrm{OFF}}}{\mathrm{~L} 1}
$$

Neglecting $\mathrm{V}_{\mathrm{SAT}}, \mathrm{V}_{\mathrm{D}}$, and settling $\Delta \mathrm{I}_{\mathrm{L}^{+}}=\Delta \mathrm{I}_{\mathrm{L}^{-}}$;

$$
\mathrm{V}_{\mathrm{O}} \cong \mathrm{~V}_{\mathrm{IN}}\left(\frac{\mathrm{t}_{\mathrm{ON}}}{t_{\mathrm{OFF}}+\mathrm{t}_{\mathrm{ON}}}\right)=\mathrm{V}_{\mathrm{IN}}\left(\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{~T}}\right)
$$

where T = Total Period
The above shows the relation between $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{o}}$ and duty cycle.
as Q1 only conducts during $\mathrm{t}_{\mathrm{ON}}$.

$$
\begin{gathered}
P_{I N}=I_{I N(D C)} v_{I N}=\left(l_{O(D C)}\right)\left(\frac{t_{O N}}{t_{O N}+t_{O F F}}\right) V_{I N} \\
P_{O}=I_{O} V_{O}
\end{gathered}
$$

The efficiency, $\eta$, of the circuit is:

$$
\begin{aligned}
\eta \mathrm{MAX} & =\frac{\mathrm{P}_{0}}{\mathrm{P}_{I N}}=\frac{\mathrm{I}_{0} \mathrm{~V}_{0}}{\mathrm{I}_{\mathrm{O}} \frac{\left(\mathrm{t}_{\mathrm{ON}}\right)}{T} V_{I N}+\frac{\left(\mathrm{V}_{\mathrm{SAT}} t_{O N}+V_{D 1} t_{\mathrm{OFF}}\right)}{T} \mathrm{I}_{0}} \\
& =\frac{V_{0}}{V_{0}+1} \text { for } V_{S A T}=V_{D 1}=1 \mathrm{~V} .
\end{aligned}
$$

ПMAX will be further decreased due to switching losses in Q1. For this reason Q1 should be selected to have the maximum possible $f_{T}$, which implies very fast rise and fall times.

## CALCULATING INDUCTOR L1

$$
\begin{aligned}
& t_{\mathrm{ON}} \cong \frac{\left(\Delta \mathrm{I}^{+}\right) \times \mathrm{L} 1}{\left(V_{\mathrm{IN}}-V_{0}\right)}, \mathrm{t}_{\mathrm{OFF}}=\frac{\left(\Delta \mathrm{I}_{\mathrm{L}}{ }^{-}\right) \times \mathrm{L} 1}{\mathrm{~V}_{0}} \\
& t_{O N}+t_{\text {OFF }}=T=\frac{\left(\Delta I_{L}+\right) \times L 1}{\left(V_{I N}-V_{Q}\right)}+\frac{\left(\Delta I_{L}{ }^{-}\right) \times L 1}{V_{O}} \\
& =\frac{0.4 I_{0} L 1}{\left(V_{I N}-V_{0}\right)}+\frac{0.41_{0} L 1}{V_{0}}
\end{aligned}
$$

Since $\Delta \mathrm{I}_{\mathrm{L}}{ }^{+}=\Delta \mathrm{I}_{\mathrm{L}^{-}}=0.4 \mathrm{I}_{\mathrm{o}}$
Solving the above for L1

$$
\mathrm{L} 1=\frac{2.5 \mathrm{~V}_{0}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{0}\right)}{\mathrm{I}_{\mathrm{O}} \mathrm{~V}_{\mathrm{IN}} \mathrm{f}}
$$

where: L1 is in Henrys
f is switching frequency in Hz

Also, see LM1578 data sheet for graphical methods of inductor selection.

## CALCULATING OUTPUT FILTER CAPACITOR C ${ }_{0}$ :

Figure 13 shows L1's current with respect to Q1's $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\text {OFF }}$ times ( $\mathrm{V}_{\mathrm{A}}$ is at the collector of Q1). This curent must flow to the load and $\mathrm{C}_{0}$. $\mathrm{C}_{0}$ 's current will then be the difference between $\mathrm{I}_{\mathrm{L}}$, and $\mathrm{I}_{\mathrm{o}}$.

$$
I_{C_{0}}=I_{L}-I_{0}
$$

From Figure 13 it can be seen that current will be flowing into $\mathrm{C}_{0}$ for the second half of $\mathrm{t}_{\mathrm{ON}}$ through the first half of $\mathrm{t}_{\mathrm{OFF}}$, or a time, $\mathrm{t}_{\mathrm{ON}} / 2+\mathrm{t}_{\mathrm{OFF}} / 2$. The current flowing for this time is $\Delta \mathrm{I}_{\mathrm{L}} / 4$. The resulting $\Delta \mathrm{V}_{\mathrm{c}}$ or $\Delta \mathrm{V}_{\mathrm{o}}$ is described by:

$$
\begin{aligned}
& \Delta V_{\text {op-p }}=\frac{1}{\mathrm{C}} \times \frac{\Delta \mathrm{I}_{\mathrm{L}}}{4} \times\left(\frac{\mathrm{t}_{\text {ON }}}{2}+\frac{\mathrm{t}_{\text {OFF }}}{2}\right) \\
& =\frac{\Delta l_{\mathrm{L}}}{4 \mathrm{C}}\left(\frac{\mathrm{t}_{\mathrm{ON}}+t_{\mathrm{OFF}}}{2}\right) \\
& \text { Since } \Delta I_{L}=\frac{V_{0}\left(T-t_{O N}\right)}{L 1} \text { and } t_{O N}=\frac{V_{0} T}{V_{I N}} \\
& C_{0}=\frac{\left(V_{I N}-V_{0}\right) V_{0} T^{2}}{8 \Delta V_{0} V_{I N} L 1}
\end{aligned}
$$

where: $C$ is in farads, $T$ is $\frac{1}{\text { switching frequency }}$
$\Delta V_{O}$ is p-p output ripple

$$
\Delta V_{0} \text { is p-p output ripple }
$$

For best regulation, the inductor's current cannot be allowed to fall to zero. Some minimum load current $\mathrm{I}_{0}$, and thus inductor current, is required as shown below:

$$
\mathrm{I}_{\mathrm{O}(\mathrm{MIN})}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{t}_{\mathrm{ON}}}{2 \mathrm{~L} 1}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{V}_{\mathrm{O}}}{2 \mathrm{f} \mathrm{~V}_{\mathbb{I}} \mathrm{L} 1}
$$



FIGURE 14. Inductor Current Slope in Step-Down Regulator

A complete step-down switching regulator schematic, using the LM3524D, is illustrated in Figure 15. Transistors Q1 and Q2 have been added to boost the output to 1 A . The 5 V regulator of the LM3524D has been divided in half to bias the error amplifier's non-inverting input to within its commonmode range. Since each output transistor is on for half the period, actually $45 \%$, they have been paralleled to allow longer possible duty cycle, up to $90 \%$. This makes a lower possible input voltage. The output voltage is set by:

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{N} 1}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

where $\mathrm{V}_{\mathrm{NI}}$ is the voltage at the error amplifier's non-inverting input.
Resistor R3 sets the current limit to:

$$
\frac{200 \mathrm{mV}}{\mathrm{R} 3}=\frac{200 \mathrm{mV}}{0.15}=1.3 \mathrm{~A} .
$$

Figures 16,17 and show a PC board layout and stuffing diagram for the 5V, 1A regulator of Figure 15. The regulator's performance is listed in Table 1.

＊Mounted to Staver Heatsink No．V5－1
Q1＝BD344
Q2 $=2 \mathrm{~N} 5023$
L1＝＞40 turns No． 22 wire on Ferroxcube No．K300502 Torroid core．
FIGURE 15．5V， 1 Amp Step－Down Switching Regulator

TABLE 1.

| Parameter | Conditions | Typical <br> Characteristics |
| :--- | :--- | :--- |
| Output Voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ | 5 V |
| Switching Frequency | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ | 20 kHz |
| Short Circuit | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ | 1.3 A |
| Current Limit | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ | 3 mV |
| Load Regulation | $\mathrm{I}_{\mathrm{O}}=0.2-1 \mathrm{~A}$ |  |
|  | $\Delta \mathrm{~V}_{\mathrm{IN}}=10-20 \mathrm{~V}$, | 6 mV |
| Line Regulation | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ |  |
| Efficiency | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ | $80 \%$ |
| Output Ripple | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ | $10 \mathrm{mVp}-\mathrm{p}$ |



FIGURE 16. 5V, 1 Amp Switching Regulator, Foil Side


865022
FIGURE 17. Stuffing Diagram, Component Side

## THE STEP-UP SWITCHING REGULATOR

Figure 18 shows the basic circuit for a step-up switching regulator. In this circuit Q1 is used as a switch to alternately apply $\mathrm{V}_{\mathrm{IN}}$ across inductor L1. During the time, $\mathrm{t}_{\mathrm{ON}}, \mathrm{Q} 1$ is ON and energy is drawn from $\mathrm{V}_{\mathrm{IN}}$ and stored in L1; D1 is reverse biased and $I_{0}$ is supplied from the charge stored in $C_{0}$. When Q1 opens, $t_{\text {OFF }}$, voltage V 1 will rise positively to the point where D1 turns ON. The output current is now supplied through L1, D1 to the load and any charge lost from $\mathrm{C}_{0}$ during $t_{O N}$ is replenished. Here also, as in the step-down regulator, the current through L1 has a DC component plus some $\Delta I_{L}$. $\Delta I_{L}$ is again selected to be approximately $40 \%$ of $I_{L}$. Figure 19 shows the inductor's current in relation to Q1's ON and OFF times.


FIGURE 18. Basic Step-Up Switching Regulator

FIGURE 19. Relation of Switch Timing to Inductor Current in Step-Up Regulator

$$
\begin{aligned}
& \text { From } \Delta I_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{L}}{ }^{\top}}{\mathrm{L}}, \Delta \mathrm{I}_{\mathrm{L}}+\cong \frac{\mathrm{V}_{I \mathrm{~N}_{\mathrm{ON}}}}{\mathrm{~L} 1} \\
& \text { and } \Delta \mathrm{L}_{\mathrm{L}}^{-} \cong \frac{\left(\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{I N}\right) \mathrm{t}_{\mathrm{OFF}}}{\mathrm{~L} 1}
\end{aligned}
$$

Since $\Delta \mathrm{I}_{\mathrm{L}}+=\Delta \mathrm{I}_{\mathrm{L}}-, \mathrm{V}_{\text {IN }} \mathrm{t}_{\mathrm{ON}}=\mathrm{V}_{0} \mathrm{t}_{\text {OFF }}-\mathrm{V}_{\text {IN }} \mathrm{t}_{\text {OFF }}$, and neglecting $V_{S A T}$ and $V_{D 1}$

$$
\mathrm{V}_{\mathrm{O}} \cong \mathrm{~V}_{\mathrm{IN}}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OFF}}}\right)
$$

The above equation shows the relationship between $\mathrm{V}_{\mathrm{IN}^{\prime}}, \mathrm{V}_{\mathrm{o}}$ and duty cycle.
In calculating input current $\mathrm{I}_{\mathrm{IN(DC)}}$, which equals the inductor's DC current, assume first $100 \%$ efficiency:

$$
\begin{gathered}
P_{I N}=I_{I N(D C)} V_{I N} \\
P_{\text {OUT }}=I_{\mathrm{O}} V_{\mathrm{O}}=I_{\mathrm{O}} V_{I N}\left(1+\frac{t_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OFF}}}\right)
\end{gathered}
$$

for $\eta=100 \%, P_{\text {OUT }}=P_{\text {IN }}$

$$
\begin{gathered}
\mathrm{I}_{\mathrm{O}} \vee_{\mathbb{N}}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OFF}}}\right)=I_{\mathbb{I N ( D C )}} \vee_{\mathbb{I N}} \\
I_{\mathbb{N}(D C)}=I_{0}\left(1+\frac{t_{\mathrm{ON}}}{t_{\mathrm{OFF}}}\right)
\end{gathered}
$$

This equation shows that the input, or inductor, current is larger than the output current by the factor ( $1+\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$ ). Since this factor is the same as the relation between $\mathrm{V}_{0}$ and $\mathrm{V}_{\mathrm{IN}^{\prime}}, \mathrm{I}_{\mathbb{N}}$ (DC) can also be expressed as:

$$
\operatorname{lin(DC)}=I_{0}\left(\frac{V_{0}}{V_{I N}}\right)
$$

So far it is assumed $\eta=100 \%$, where the actual efficiency or $\eta_{\text {MAX }}$ will be somewhat less due to the saturation voltage of Q1 and forward on voltage of D1. The internal power loss due to these voltages is the average $\mathrm{I}_{\mathrm{L}}$ current flowing, or $\mathrm{I}_{\mathbb{N}}$, through either $\mathrm{V}_{\mathrm{SAT}}$ or $\mathrm{V}_{\mathrm{D} 1}$. For $\mathrm{V}_{\mathrm{SAT}}=\mathrm{V}_{\mathrm{D} 1}=1 \mathrm{~V}$ this power loss becomes $\mathrm{I}_{\mathrm{IN}(\mathrm{DC})}(1 \mathrm{~V})$. $n_{\text {MAX }}$ is then:

$$
\eta_{M A X}=\frac{P_{0}}{P_{I N}}=\frac{V_{0} I_{0}}{V_{0} I_{0}+I_{I N}(1 V)}=\frac{V_{0} I_{0}}{V_{0} I_{0}+I_{0}\left(1+\frac{t_{O N}}{t_{\text {OFF }}}\right)}
$$

$$
\text { From } v_{O}=v_{\mathrm{IN}}\left(1+\frac{t_{\mathrm{ON}}}{t_{\mathrm{OFF}}}\right)
$$

$$
\eta_{\text {max }}=\frac{V_{\mathrm{IN}}}{V_{\mathrm{IN}}+1}
$$

This equation assumes only $D C$ losses, however $\eta_{\text {MAX }}$ is further decreased because of the switching time of Q1 and D1.

In calculating the output capacitor $\mathrm{C}_{0}$ it can be seen that $\mathrm{C}_{0}$ supplies $I_{0}$ during $t_{O N}$. The voltage change on $\mathrm{C}_{0}$ during this time will be some $\Delta \mathrm{V}_{\mathrm{c}}=\Delta \mathrm{V}_{\mathrm{o}}$ or the output ripple of the regulator. Calculation of $\mathrm{C}_{0}$ is:

$$
\begin{gathered}
\Delta V_{0}=\frac{I_{0} t_{O N}}{C_{0}} \text { or } C_{0}=\frac{l_{0} t_{O N}}{\Delta V_{0}} \\
\text { From } V_{O}=V_{I N}\left(\frac{T}{t_{\text {OFF }}}\right) ; t_{\text {OFF }}=\frac{V_{I N}}{V_{0}} T \\
\text { where } T=t_{O N}+t_{\text {OFF }}=\frac{1}{f} \\
t_{O N}=T-\frac{V_{I N}}{V_{0}} T=T\left(\frac{V_{0}-V_{I N}}{V_{O}}\right) \text { therefore: } \\
C_{O}=\frac{I_{O} T\left(\frac{V_{0}-V_{I N}}{V_{0}}\right)}{\Delta V_{0}}=\frac{I_{0}\left(V_{O}-V_{I N}\right.}{f \Delta V_{0} V_{0}}
\end{gathered}
$$

where: $C_{0}$ is in farads, $f$ is the switching frequency,
$\Delta \mathrm{V}_{\mathrm{o}}$ is the p-p output ripple
Calculation of inductor L1 is as follows:

$$
\mathrm{L}_{1}=\frac{\mathrm{V}_{1} \mathrm{~N}_{\mathrm{ON}}}{\Delta \mathrm{I}_{\mathrm{L}}^{+}} \text {, since during } \mathrm{t}_{\mathrm{ON}}
$$

$\mathrm{V}_{\mathrm{IN}}$ is applied across L 1

$$
\begin{gathered}
\Delta I_{\text {Lp-p }}=0.4 I_{L}=0.41 I_{I N}=0.4 I_{0}\left(\frac{V_{0}}{V_{I N}}\right), \text { therefore: } \\
L 1=\frac{V_{I N}{ }^{t_{O N}}}{0.4 I_{0}\left(\frac{V_{0}}{V_{I N}}\right)} \text { and since } t_{O N}=\frac{T\left(V_{0}-V_{\mathbb{I N}}\right)}{V_{0}} \\
L 1=\frac{2.5 V_{\mathbb{I N}^{2}\left(V_{0}-V_{I N}\right)}^{f I_{0} V_{0}^{2}}}{}
\end{gathered}
$$

where: L 1 is in henrys, f is the switching frequency in Hz To apply the above theory, a complete step-up switching regulator is shown in Figure 20. Since $\mathrm{V}_{\text {IN }}$ is 5 V , $\mathrm{V}_{\text {REF }}$ is tied to $\mathrm{V}_{\mathrm{IN}}$. The input voltage is divided by 2 to bias the error amplifier's inverting input. The output voltage is:

$$
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right) \times V_{I N V}=2.5 \times\left(1+\frac{R 2}{R 1}\right)
$$

The network D1, C1 forms a slow start circuit.
This holds the output of the error amplifier initially low thus reducing the duty-cycle to a minimum. Without the slow start circuit the inductor may saturate at turn-on because it has to supply high peak currents to charge the output capacitor from 0 V . It should also be noted that this circuit has no supply rejection. By adding a reference voltage at the non-inverting input to the error amplifier, see Figure 21, the input voltage variations are rejected.
The LM3524D can also be used in inductorless switching regulators. Figure 22 shows a polarity inverter which if connected to Figure 20 provides a -15 V unregulated output.


L1 = > 25 turns No. 24 wire on Ferroxcube No. K300502 Toroid core.
FIGURE 20. 15V, 0.5A Step-Up Switching Regulator


865026
FIGURE 21. Replacing R3/R4 Divider in Figure 20 with Reference Circuit Improves Line Regulation


FIGURE 22. Polarity Inverter Provides Auxiliary -15V Unregulated Output from Circuit of Figure 20

Physical Dimensions inches (millimeters) unless otherwise noted



## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH | www.national.com/webench |
| Audio | www.national.com/audio | Analog University | www.national.com/AU |
| Clock Conditioners | www.national.com/timing | App Notes | www.national.com/appnotes |
| Data Converters | www.national.com/adc | Distributors | www.national.com/contacts |
| Displays | www.national.com/displays | Green Compliance | www.national.com/quality/green |
| Ethernet | www.national.com/ethernet | Packaging | www.national.com/packaging |
| Interface | www.national.com/interface | Quality and Reliability | www.national.com/quality |
| LVDS | www.national.com/lvds | Reference Designs | www.national.com/refdesigns |
| Power Management | www.national.com/power | Feedback | www.national.com/feedback |
| Switching Regulators | www.national.com/switchers |  |  |
| LDOs | www.national.com/ldo |  |  |
| LED Lighting | www.national.com/led |  |  |
| PowerWise | www.national.com/powerwise |  |  |
| Serial Digital Interface (SDI) | www.national.com/sdi |  |  |
| Temperature Sensors | www.national.com/tempsensors |  |  |
| Wireless (PLL/VCO) | www.national.com/wireless |  |  |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2008 National Semiconductor Corporation
For the most current product information visit us at www.national.com

| National Semiconductor | National Semiconductor Europe | National Semiconductor Asia | National Semiconductor Japan |  |
| :--- | :--- | :--- | :--- | :--- |
| Americas Technical | Technical Support Center | Pacific Technical Support Center | Technical Support Center |  |
| Support Center | Email: europe.support@nsc.com | Email: ap.support@nsc.com | Email: jpn.feedback@nsc.com |  |
|  | Email: support@nsc.com | German Tel: $+49(0) 1805010771$ |  |  |
|  | English Tel: $+44(0) 8708504288$ |  |  |  |

[^0]
[^0]:    www.national.com

